程曾, 李同合, 马林, 何有志, 郑晓庆. 一种降低基带芯片功耗的时钟策略及改进方案[J]. 微电子学与计算机, 2012, 29(2): 91-94.
引用本文: 程曾, 李同合, 马林, 何有志, 郑晓庆. 一种降低基带芯片功耗的时钟策略及改进方案[J]. 微电子学与计算机, 2012, 29(2): 91-94.
CHENG Ceng, LI Tong-he, MA Lin, HE You-zhi, ZHENG Xiao-qing. Clock Strategy and Its Enhancement for Reducing Baseband Chip's Power Dissipation[J]. Microelectronics & Computer, 2012, 29(2): 91-94.
Citation: CHENG Ceng, LI Tong-he, MA Lin, HE You-zhi, ZHENG Xiao-qing. Clock Strategy and Its Enhancement for Reducing Baseband Chip's Power Dissipation[J]. Microelectronics & Computer, 2012, 29(2): 91-94.

一种降低基带芯片功耗的时钟策略及改进方案

Clock Strategy and Its Enhancement for Reducing Baseband Chip's Power Dissipation

  • 摘要: 为了更为有效地降低手机基带芯片中GSM通讯模块的功耗, 将门控时钟策略和GSM通讯模块的特点结合起来, 用硬件电路精确控制GSM通讯模块的休眠, 并且对可能遇到提前唤醒的场景提出了改进方法, EDA软件仿真和FPGA验证了该方法可以达到明显的功耗优化效果.

     

    Abstract: In order to reduce the power dissipation of GSM module of baseband chips more effectively, this paper combined clock gating and GSM module's feature together, and controlled its power consumption precisely with hardware circuits;and enhancement method was proposed also for pre-wakeup situations.The results of EDA simulation and FPGA verification show that the proposed method can reduce the power dissipation obviously.

     

/

返回文章
返回