杨依忠, 解光军. 基于模拟退火算法的门阵列布局[J]. 微电子学与计算机, 2010, 27(4): 115-117,121.
引用本文: 杨依忠, 解光军. 基于模拟退火算法的门阵列布局[J]. 微电子学与计算机, 2010, 27(4): 115-117,121.
YANG Yi-zhong, JIE Guang-jun. Gate Array Placement Based on Simulated Annealing Algorithm[J]. Microelectronics & Computer, 2010, 27(4): 115-117,121.
Citation: YANG Yi-zhong, JIE Guang-jun. Gate Array Placement Based on Simulated Annealing Algorithm[J]. Microelectronics & Computer, 2010, 27(4): 115-117,121.

基于模拟退火算法的门阵列布局

Gate Array Placement Based on Simulated Annealing Algorithm

  • 摘要: 通过对集成电路布局问题及模拟退火算法的分析, 将模拟退火算法应用于一组门阵列电路进行布局求解和测试.实验结果表明:和标杆电路的结果相比, 模拟退火算法在布局效果上显示出其优越性.此外还通过实例对算法中各参数所起作用及取值进行了研究.

     

    Abstract: According to the analysis on placement problems and simulated annealing algorithm, simulated annealing algorithm is applied to a group of gate array circuits to solve placement problems, and experiments show its advantages in placement results by comparing with results of benchmark circuit. In addition, by means of computational example, a study was made on the effect and value adoption of every parameter in the algorithm.

     

/

返回文章
返回