Abstract: Aiming at the problem that it was difficult to improve the processor performance only by improve the frequency of the clock,as well as superscalar pipeline stall,this paper introduced an architecture of heterogeneous multi-core processor which used B-Cache structure and C-Core processor controller.The architecture avoided the pipeline flushed due to branch miss-predict.So the architecture could improve overall efficiency of Multi-Core processor.