AES Module Level Verification Based on UVM

This paper analyzed an advanced verification methodology called UVM which based on system verilog language and verified the function of AES.As a result of verification,we can monitor coverage,control the platform and optimize the testbench and testcase.This Methodology can improve the verification efficiency and platform reuse.It well meets the needs of chip verification.