An UVM Based Mixed-signal Verification Environment

This paper introduced a mixed-signal verification environment based on UVM, a flexible and convenient verification methodology which was usually used in digital verification task. The verification component is completed with integrating analog assertions. The verification result shows that UVM well meets the needs of mixed-signal verification and shows great performance. At the same time, multi selectable Verilog-AMS models can enhance reliability.