DUAN Lin, CENG Yun. Design of 32-channel and High-resolution TDC Circuit[J]. Microelectronics & Computer, 2014, 31(4): 148-151,155.
Citation: DUAN Lin, CENG Yun. Design of 32-channel and High-resolution TDC Circuit[J]. Microelectronics & Computer, 2014, 31(4): 148-151,155.

Design of 32-channel and High-resolution TDC Circuit

  • A 32-channel and high-resolution Wave Union time-to-digital converter (TDC) implemented in FPGA is presented.Utilizing time delay in carry chain of adders,leading edge of input hit launches a “wave union” into the carry chain-register array structure,in which multiple measurements are made to effectively subdivide the ultra-wide bins and improve measurement resolution.Timing simulation and hardware testing results show that the TDC circuit basically fulfills the design requirements.
  • loading

Catalog

    Turn off MathJax
    Article Contents

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return