魏思捷, 富坤, 袁玉倩, 耿跃华. 前导数字并行纠错单元的设计与仿真[J]. 微电子学与计算机, 2017, 34(5): 67-72.
引用本文: 魏思捷, 富坤, 袁玉倩, 耿跃华. 前导数字并行纠错单元的设计与仿真[J]. 微电子学与计算机, 2017, 34(5): 67-72.
WEI Si-jie, FU Kun, YUAN Yu-qian, GENG Yue-hua. Parallel Correction Unit of Leading Digital's Design and Simulation[J]. Microelectronics & Computer, 2017, 34(5): 67-72.
Citation: WEI Si-jie, FU Kun, YUAN Yu-qian, GENG Yue-hua. Parallel Correction Unit of Leading Digital's Design and Simulation[J]. Microelectronics & Computer, 2017, 34(5): 67-72.

前导数字并行纠错单元的设计与仿真

Parallel Correction Unit of Leading Digital's Design and Simulation

  • 摘要: 对前导数字预测算法的误差修正逻辑进行分析改进和设计实现, 重点对该误差修正纠错模块的逻辑设计进行了分析证明, 依据设计的逻辑表达式对其电路进行了设计.同时采用硬件描述语言VerilogHDL编程, 结果使用QuartusⅡ进行仿真验证.使用性能分析软件对提出的纠错逻辑方案进行验证, 可以看出本纠错单元的电路在电路面积和功耗上都有明显的改善.

     

    Abstract: In this paper, we put forward a novel design of the error correction logic.At the same time, we also design the circuit and programed it with QuartusⅡ.At the end of the article we also give the verification and simulation results. The results of the performance analysis tools show that the error correction circuit we put forward in this article improved significantly in the circuit area and the power.

     

/

返回文章
返回