任力飞, 谢翔, 李国林. 一种投影几何失真校正的硬件架构设计[J]. 微电子学与计算机, 2015, 32(11): 15-20.
引用本文: 任力飞, 谢翔, 李国林. 一种投影几何失真校正的硬件架构设计[J]. 微电子学与计算机, 2015, 32(11): 15-20.
REN Li-fei, XIE Xiang, LI Guo-lin. A Hardware Architecture Design for Projector Geometric Distortion Correction[J]. Microelectronics & Computer, 2015, 32(11): 15-20.
Citation: REN Li-fei, XIE Xiang, LI Guo-lin. A Hardware Architecture Design for Projector Geometric Distortion Correction[J]. Microelectronics & Computer, 2015, 32(11): 15-20.

一种投影几何失真校正的硬件架构设计

A Hardware Architecture Design for Projector Geometric Distortion Correction

  • 摘要: 针对投影式移动设备的投影图像几何失真问题,提出了一种基于图像变形算法的投影图像几何失真校正的硬件架构,并针对硬件实时性及功耗问题提出了解决方法.本架构设计了基于奇偶存储机制的双行缓存,实现了片外插值像素的并行获取,降低读取延时;基于数据复用原理设计了冗余消除单元,有效避免片外像素的重复读取及功耗,读取次数平均减少61.5%,减小读取功耗;存储空间消耗仅为11.9 kB.本设计还引用了无除法的中点算法进行坐标的透视变换,并设计了坐标变换查找表,实现了像素的低复杂度片外和行缓存寻址.

     

    Abstract: A hardware architecture is proposed to correct the projector geometric distortion for projective mobile devices. A double-line buffer is designed based on odd-even storage mechanism to realize parallel access of off-chip pixels. A redundancy elimination unit is designed based on data reuse to effectively avoid repetitive access of off-chip pixels, and the access is reduced by average 61.5%. The occupied storage size is only 11.9 kB. Furthermore, the division-free midpoint algorithm is adopted, combined with coordinates LUT, to realize low complexity off-chip and buffer addressing.

     

/

返回文章
返回